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X. INTRODUCTION 
The work described here is the second version of the Automatic 
Tricolor Cartograph (ATC). Phase one of the project was completed in 1968. 
At that time it was decided that certain improvements could and should be 
made on the machine. These improvements were 
(a) to alleviate a color bleeding problem, 
(b) to remove a moire pattern that plagued the display, 
and (c) to add ^h^des of gray capability. 
The solution of these problems is the subject of this work. 
A brief description of the original system will be included here, 
but for a complete discussion of Phase I, the reader should read the thesis 
"A Tricolor Cartograph" [1]. The machine as described in [1] will be 
referred to as the ATC - Mark I. The additions and changes described here 
were made on the ATC - Mark I. The machine as described in this report 
will be referred to as the ATC - Mark II. A photograph of the ATC - Mark II 
is shown in Figure 1. In general terms, the ATC - Mark I performed the 
same functions as the ATC - Mark II now does. In general terms, then, the 
machine will be referred to simply as the ATC. 
The ATC is a color graphics display terminal capable of "drawing" 
and displaying color graphical information. The operator is able to draw 
an outline on the display screen and fill it in with color. The machine uses 
hard-wired algorithms for achieving this end; it is entirely self-enclosed 
and no digital computer hookups are needed. 
Figure 1, The Automatic Tricolor Cartograph - Mark XI (ATC - Mark II) 
The basic components of the ATC are 
(1) an.analog disc, 
(2) a switch control panel, 
(3) a light pen, 
(U) a color television monitor, 
and (5) a hard-wired hybrid control. 
The analog disc is the memory for the whole system. It has five 
channels, four of which may be written upon or erased at will. Of these 
four channels, one is used to record outline information, and three are used 
to record color information. All four of these channels are continuously 
"played back" on the monitor. The sync information is permanently recorded 
upon the fifth track. \ 
The operator interacts with the system using the switch control 
panel and the light pen. Functional interaction is accomplished using the 
switch panel. Interaction with the monitor is achieved using the light pen. 
In using the ATC, the operator first sets the switch panel to the 
"DRAW OUTLINE" mode. Pointing the light pen at the monitor, a photodiode 
inside the pen picks up light from the tube face. When the scanned beam 
moves in front of the pen, the photodiode amplifier responds with a large 
voltage pulse which is sent to the outline track on the video disc and is 
recorded as a point. As the light pen is moved around on the face of the 
monitor a line drawing results. This line drawing L [see Figure 2(a)] can 
be arbitrary, and, in general, can be broken up into subsets Cn of open or 
closed regions whose boundaries may be shared but whose "areas" are not 
criss-crossed with any other lines. The boundary of each C^ is here called 
the "outline" 0 . Next, the operator sets the pen to the "COLOR" mode and 
(a) Line Drawing L Broken into Regions C with 
Outline 0 n n 
Pen Location 
^ 
Colored Area 
(b) An Open Line Drawing that Will Be Colored 
for Pen Location as Shown 
Figure 2. Line Drawings 
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the color selector switches to the desired color, "RED", "GREEN", "BLUE", or 
any mixture of these. He then places the pen on the screen somewhere inside 
of the outline 0 , and the coloring logic automatically generates a waveform 
that corresponds to the inside of the outline that he has indicated. This 
waveform is then sent to the disc where it is chopped and written upon those 
video disc channels corresponding to the selected colors. This signal is then 
read and sent to the monitor. If the outline 0 is closed, then the entire n ' 
area bounded by the outline may be filled in. If, however, the "outline" 
0n is open, the coloring logic decides if enough information is known to 
"fill it in" [see Figure 2(b)]. After coloring, new outlines may be drawn 
and colored in. In this way, color may be added to already present color. 
Selected automatic erasure and point by point writing and erasure are also 
possible in addition to the automatic coloring described above. 
For a detailed discussion of the ATC - Mark I, see [1]. 
II. THE DESIGN PHILOSOPHY FOR THE ATC - MARK II 
Before presenting a discussion of the problems with the ATC -
Mark I and the design philosophy for the ATC - Mark II, a discussion of 
the ATC television system will be given. 
A. Fundamentals of the ATC Video and Synchronizing Signals 
A very brief summary of the ATC video and synchronizing signals will 
be given here. References [2], [3] and [U] deal with standard television in 
much more detail. 
1. The Monitor 
In the Tricolor Cartograph (ATC) as with most American television 
systems, a complete picture, called a frame, consists of 525 horizontally 
scanned lines. Each frame consists of two fields. An odd numbered line 
belongs to the odd field, and an even numbered line belongs to the even 
field. Each field scans the entire height of the monitor in such a manner 
that a scan line from the odd field is interlaced between two from the even. 
In this way, visible flicker due to phosphor decay rates is avoided. 
One line is scanned in about 63-5 usee., one field in about 16 2/3 
msec, and one frame in. about 33 1/3 msec. At these rates, 30 frames are 
scanned per second which is fast enough to give the illusion of smooth move-
ment. 
It is worthwhile to note that adjacent lines appearing on the CRT 
face are 16 2/3 msec, apart in time, whereas every other line is just 63•5 Usee 
apart. 
2. The Disc 
The various components of the ATC are synchronized using Horizontal 
Drive (HD) and Vertical Drive (VD) pulses that are derived from a sync signal 
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recorded on a channel of a video disc that turns once per frame. These 
pulses initiate scan lines in both the monitor and the camera so that a point 
on the vidicon image plane is scanned simultaneously with the corresponding 
point on the monitor. A HD pulse occurs once per line, and a VD pulse occurs 
once per field. The logical equivalent of HD is LHD and of VD is LVD. 
3. The Camera 
The output of the camera, called the video signal, is a dynamically 
scanned representation of a two-dimensional space. Typical video signal 
voltage waveforms are shown in Figure 3- The blanked portion insures that the 
retrace cannot be seen during scanning. The sync signal is of very little 
importance here because the monitor and the camera are synchronized to the 
disc. \ 
B. A Discussion of the Improvements Incorporated in the ATC - Mark II 
At the end of Phase I of the project, the machine possessed three undesir-
able qualities: 
(a) bleeding of color from one outline to another, 
(b) vertical stripes in the colored area, 
and (c) no shades of gray capability. 
1. The Bleeding Problem 
When the operator is drawing an outline, he may move the pen by more 
than one line in a frame's time, thereby leaving gaps. In the case of nested 
outlines, should a point on an outer outline happen to fall on the same scan 
line as a gap in the inner outline, the color will "bleed" outside of the 
inner outline. This effect is discussed in detail in Reference [1], 
a. A Discussion of Possible Solutions 
Several possibilities exist for solving the bleeding problem. 
Solutions to this problem that seem reasonable at first become unduly cumbersome 
v 
W 
8 
blanking —H k — 
» i ] M s e c one line « 63.5 /xs. —H 
sync—H H—-
K 5 /xsec 
blanking-H K-
«1.3 ms. one frame « 33.3 msec .—H 
sync-Hh- H-one f i e l d — H 
«0.6msec. »16 .6 msec. 
Figure 3. Typical Video Waveforms 
9 
after careful thought. One solution would be to develop some sort of gap-
filling algorithm. The problem with this, however, is deciding how to define 
a gap, in view of the fact that adjacent points on the display are sometimes 
one field apart. 
Another solution would be to use a television camera to input 
outlines instead of the light pen. The camera's video, then, need only be con-
verted to logic. For a suitable video to logic converter, gaps would not 
appear in the outline. This scheme is the one used here. Camera problems 
are discussed in the next section. 
b. A Discussion of the Camera Problem 
In vidicon television cameras, the video signal is curved by 
a large amount for low light levels (ordinary room light). This is due to a 
combination of aperture, deflection and focusing effects. At normal room 
light levels, the video exhibits a decrease in sensitivity from the center to 
the edge of the line of typically 2 0 T h e camera's automatic gain control 
emphasizes the curvature by giving the output a higher gain for dark scenes 
than for well-lit scenes. References [5], [6], and [7] discuss this problem 
of curvature. Although this variation in curvature is not noticeable on 
the monitor, it is very noticeable on an oscilloscope display of the video wave-
form as is shown in Figure k. The voltage waveform for one line of video is 
shown in the top photo and for one frame of video in the bottom photo in each 
(a) and (b). The waveforms in Figure 4(a) result from a simple white outline 
drawn on a black background while those in Figure 4(b) are the result of a 
simple black outline drawn on a white background. In each case, the variation 
in voltage across a line is almost as large as the amplitude of the outline 
Figure b. Special Case Video Waveforms 
(a) Waveforms of a White Outline on a Black Background 
Figure k. Special Case Video Waveforms 
(b) Waveforms of a Black Outline on a White Background 
pulses. As might be expected, we see the voltage over a field varies in a 
very similar manner to that over the line, making any sort of simple threshold 
detection impractical. We can see that for the black-on-white case, one has 
to extract usable information from negative-going pulses while for the white-
on-black case, one has to extract information from positive-going pulses, 
c. The Dglay Line Scheme 
A paper [8] was located in which an outlining scheme is devel-
oped by using the superposition of two differentiations. Ordinary differentia-
tion of the video had been labeled as undesirable because of the fact that all 
horizontal lines are differentiated out. This paper, however, presents a way 
of getting around this problem. The scheme involves the superposition of a 
vertical differentiation by delay line and an ordinary differentiation. The 
delay line used in the paper is an ultrasonic delay line with a bandwidth of 
1.5 MHz and a delay time of 63-5 usee (exactly one horizontal line). In order 
to form the "vertical derivative", one must just subtract the delayed video 
from the real time video. The result of this so-called vertical differentia-
tion is a horizontal line while the result of an ordinary or "horizontal" 
derivative is a vertical line appearing on the screen. The two, superimposed, 
form the "total" derivative or the all-direction outline. 
As discussed in Section II.A.1, two adjacent (in the time sense) 
horizontal line waveforms appear on the monitor's CRT face with another line 
from the other field in between them. A result of the delay being one hori-
zontal line is that the differentiation is a field-by-fieId differentiation 
and not a frame-by-frame differentiation. Any horizontal information appearing 
in the television picture is actually vertically differentiated twice — once 
for each field. The resultant horizontal component of the outline is twice 
as thick as it would be, had it been differentiated frame-by-frame. 
d. The Implementation 
It was not known whether the delay line scheme could be applied 
to the ATC, because of drift in the disc's speed. The time between HD timing 
pulses varies, causing the video's line period to change from line to line. 
A series of experiments were run and the necessary data collected to determine 
the average line length and standard deviation. The average line length was 
found to be 63.49184 jasec with a standard deviation of 4.19 nanoseconds. Ultra-
sonic delay lines available on the market typically specified the delay 
+10 nsec. and talks with suppliers indicated that the delay line scheme would 
work for the ATC - Mark II. i 
The curvature of the video is no longer a problem due to the 
fact that this scheme depends only on the difference of two video waveforms 
with approximately the same shape of curve. Also, this technique avoids any 
sort of video flattening scheme while preserving the horizontal outline infor-
mation. The delay line used was purchased from Corning Glass Company. The 3db 
bandwidth of the Corning delay line is 8 MHz down to 4 Hz. This is actually 
somewhat better than needed because the 3db bandwidth of the camera is only 
7 MHz. 
Two different horizontal or ordinary differentiators were 
built. One, an RC filter differentiator was built experimentally so as to 
provide a good outline on the monitor when a line drawing is being scanned. 
The other was built using an 80 nsec delay line, In CQmparing the two, it 
is found that they provide essentially the same information. The system has 
been designed so that either one or the other may be selected. A sample 
horizontal delay line differentiation is shown in Figure 5(a). Here the top 
23 
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(a) Sample Horizontal Delay Line Differentiation 
(b) Sample Vertical Differentiation 
Figure Sample Differentiations 
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waveform is video and the bottom is its delay line derivative. Figure 5(b) 
shows a sample vertical derivative. The top waveform is the delayed video, 
the middle waveform is the real-time video, and the bottom waveform is its 
"derivative". Photographs of the outlining scheme are discussed in Appendix D. 
e. Extension to More General Scenes 
The differentiation scheme allows for taking "outlines" of 
more complex scenes than just line drawings. This may be desirable in 
order to "color in" a solid object placed in front of the camera. When a 
general scene is viewed, the Logical Derivative (LD) is extremely scene-
content dependent. By this we mean that scenes composed of solid objects 
require a "double-sided" threshold placed on the derivative, while scenes 
composed of lines require a "single-sidedthreshold. This is illustrated 
in Figure 6. A "single-sided" threshold detects either the plus or the 
minus side of the signal while a "double-sided" threshold detects both sides. 
If the scene viewed is composed exclusively of either solid areas or line 
drawings, then switches may be set to take the double- or single-sided thres-
hold as desired. For scenes composed of both solid areas and line drawings, 
a scheme to remove double outlines from the line drawing parts, while not 
perturbing the solid area outlines, needed to be and was developed. 
f. Double Line Correction 
Several types of correction were tried. One idea was to OR 
the double-sided threshold of the first derivative with the double-sided thres-
hold of the second derivative. This scheme is shown in Figure 7(a). Although 
this seems to be a sound technique theoretically, experiment showed that the 
double lines remained around the slanty part of the line while disappearing 
from the more vertical part, as shown in Figure 7(h). The next correction 
16 
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Figure 6. Automatic Outlining (Vertical Components Only) 
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VIDEO 
"57 (VIDEO) 
® i l i l DOUBLE SIDED" THRESHOLD 
® 4? (VIDEO) 
© DOUBLE SIDED" THRESHOLD 
® n n n J l (D OR (D 
n n 1 © 
(a) Sample Waveforms 
ONESHOTTED ( § ) 
(b) Result 
Figure "J. Second Derivative Scheme 
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technique tried involved the use of one-shots. A one-shot was triggered with 
every input pulse that hit it while it wasn't high. The output pulse was 
used to overlap the gap between the two thresholds. The resultant wide 
pulses were then one-shotted. This scheme is the one used here. It should 
be pointed out that the main advantage of this scheme is that it is adjust-
able, whereas the second derivative scheme wasn't. 
The first is that, for crossed lines or cusps, outline information is omitted, 
as illustrated in Figure 8. Resolution is also affected somewhat for scenes 
with close lines. In this case, if the line spacing varies in the vertical 
direction, lines that should appear as lines will appear dashed. This 
occurs if the one-shot cycle is completed between the two thresholds. The 
one-shot will trigger on the negative threshold instead of the positive, 
thereby giving the resultant output a zig-zag effect as well as a dashed 
effect [see Figure 53(b)]. Another drawback is that because the one-shot 
triggers with any length of input pulse, unnoticeable noise pulses are effec-
tively "multiplied" to become very noticeable. Various possibilities exist 
for forming the vertical derivative correction. None were tried, however, 
because of monetary considerations. The vertical derivative is left uncor-
rected here. Appendix D discusses a photograph of a corrected outline which 
illustrates these drawbacks. 
The drawbacks of using the one-shot technique are several. 
Figure 8. Result of Correction Network for Crossed Lines 
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2. The Vertical Stripe Problem 
In the ATC, the COLOR signal is chopped at 3 MHz in one phase dur-
ing an odd field and l8o° out of the odd-field phase during an even field. In 
the ATC - Mark I, the Disc Read Amplifiers were operated in the Class B 
mode so that the outputs took the form of half wave rectified sine waves. 
The superposition of the two fields then produced areas of color with vertical 
stripes in them corresponding to the nulls or peaks of virtual full wave 
rectified sine waves. It was decided to use a demodulator to detect when 
a sine wave is being read. The Disc Read Amplifiers were redesigned to 
operate in the Class A mode to provide the demodulators with a suitable signal. • 
The disc speed variations mentioned before and phasing problems require 
that the reference or carrier frequency be derived from the signal itself. 
The demodulator used is amplitude sensitive so as to provide for shades 
of gray capability. 
3. Shades of Gray Capability 
The work leading to Mark I of the ATC was concerned primarily with 
the development of a coloring algorithm, and so, shades of gray capability 
was not included. It was felt that shades of gray capability would sizably 
increase the scope of the machine and was, therefore, included as a goal 
in the ATC - Mark II. 
a. The Disc 
It was not known if the disc was shades of gray compatible. To 
prove that it was, a ramp generator was synchronized to the HD of the disc, and 
the ramp was then gated into the write input of a disc channel. The output of 
that channel's Disc Read Amplifier was then viewed on an oscilloscope and a 
photograph of this scope trace is shown in Figure 9. This experiment proved 
that the disc was shades of gray compatible. The range of input signals for 
outputs in the linear range is from about 0.7 volt to about 1.0 volt. 
20 
Figure 9. Disc Response to a Ramp 
Sweep ~ 1 Horizontal Line 
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b. The Implementation 
The implementation is very straightforward. Control of shading 
is by means of three potentiometers located on the Control Panel. The opera-
tor positions the potentiometers according to a "PREVIEW COLOR" area viewed 
on the CRT face. The amplitude of the COLOR signal is then clipped to a 
value corresponding to the potentiometer positions and channeled into the 
disc's write inputs. A chopper in the disc unit chops this signal before 
it is written on the disc's surface. 
\ 
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III. THE CIRCUITRY FOR THE ATC - MARK II 
With a few exceptions, the circuitry described here does not appear 
in Reference [1], "A Tricolor Cartograph". The schematic drawing of the color-
ing logic is included in order to give a better insight into the overall 
design of the machine. Any modified circuitry is included here, but cir-
cuitry that hasn't been changed remains as described in [1]. 
A. Drawing Conventions 
Before embarking on the circuitry descriptions, it will be helpful to 
the reader to list the drawing conventions. First, the great majority of 
the circuitry described here is assembled on 22 pin printed circuit (PC) 
cards. Input/output pins on these cards are lettered on the component side 
of the board and numbered on the noncomponent side as follows: 
Component side 
A B C D E F H J K L M N P R S T U V W X Y Z 
[A through Z with G, I, 0 and Q omitted] 
Noncomponent side 
l 2 3 b 5 6 7 8 9 10 1 1 12 13 15 16 17 18 19 20 2 1 22 
[1 through 22] 
In the card rack, there are three rows of cards, each row holding 28 
cards. The top row is labelled A, the second B, and the third C. The ULtra-
sonic Delay Line is mounted horizontally below card rack C and is labelled 
card Dl. The block diagram of the card shown below means that the input 
is pin 5, the output is pin C, and the card is the tenth card in the bottom 
row. 
CIO 
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A generalized WAND is labelled in much the same way, as is shown below. Here 
the inputs are PC card pins 7 and 8, the output is pin 6, and the card is the 
twelfth card in the top row. 
In this case, it is important not to confuse the card pin numbers with the 
integrated circuit (IC) pin numbers. The detailed card drawings label card 
pins as shown in the drawing below. 
c> 
3 > 
7 > 
D 
p 
Q 
CL c Q 
1 J 
• > D 
In this drawing, pins C, 3 j and 7 represent PC card inputs, while 2 and D 
represent PC card outputs. The IC pin numbers are the numbers located just 
outside of the dotted square. All common points and power supply voltages 
are indicated by square boxes such as shown below. 
LVD ra 
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Original printed circuit layouts are labelled with the PC card number which 
always starts with lb69, the contract number. A logical zero is -5 volts, 
and a logical 1 is ground. These are denoted as shown below. 
© © 
B. Mechanical Assembly and Block Diagrams 
The mechanical assembly of the ATC - Mark II is shown in Figure 10. 
The light pen, the shading potentiometers, and the control switches allow for 
operator interaction. A bundle of cables connects the Display Console to the 
Main Console. An F1.5, 22.5 to 90 mm zoom lens on the camera allows for chang-
ing the field of view without moving the camera. 
The block diagram of the system is shown in Figure 11. The block diagram 
of the Main Console is shown in the left part of the drawing and that of the 
Display Console in the right. Wine cables connect the two consoles. It is 
helpful to refer back and forth between Figures 10 and 11 in order to relate 
a block to the location of the corresponding circuitry. Each block in 
Figure 11 is represented by one or more drawings in either the Kubitz thesis [1] 
or in this one. In reading the rest of this thesis, the reader should keep 
this block diagram in mind. 
1. The Sync Converter Delay Circuit 
The camera, located on top of the Display Console, requires sine 
wave synchrhonization. A commerically available sync converter was purchased 
to make the HD - sine wave conversion. For some reason, however, the camera 
and the monitor didn't want to start scanning at the same time, so that the 
camera's blanking appeared in the middle of the screen. The circuit shown in 
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Figure 12 was built, using the sync converter power supply, to delay HD by a 
time determined by the setting of potentiometer PI. Typical waveforms are 
shown below the circuit. 
2. The Control Panel and Display Console Junction Box 
The operator interacts with the system with the light pen and by 
setting the switches and potentiometers shown in Figure 10. The mechanical 
assembly of the Control Switches is shown in Figure 13- Mechanical interlocks 
are used in some cases to make the switches mutually exclusive. Figure lU 
shows the schematic of the Control Panel. The "AUTO ERASE", "AUTO COLOR", 
"PREVIEW COLOR", "PREVIEW OUTLINE", "CLEAR OUTLINE" and "STORE OUTLINE" 
switches are new. The "AUTO ERASE", "AUTO COLOR" and "PREVIEW COLOR" switches 
are mutually exclusive, and allow the operator to automatically erase or 
color the inside of an outline or to adjust the shading potentiometers for 
a desired color (preview the color). The "PREVIEW OUTLINE", "CLEAR OUTLINE" 
and "STORE OUTLINE" switches are mutually exclusive except that the "CLEAR 
OUTLINE" and "STORE OUTLINE" switches do not stay in when pushed. The "PREVIEW 
OUTLINE" switch allows the operator to adjust the camera while looking at the 
outline on the CRT. The "STORE OUTLINE" switch pops the "PREVIEW OUTLINE" 
switch out and records one frame of outline information on the disc. The 
"CLEAR OUTLINE" button pops out the "PREVIEW OUTLINE" button without recording 
anything. 
In each case, the switch signal comes from Switch A. Switch B is 
used to light the light bulbs inside of the button. The switch and shading 
potentiometer signals then go to the Display Console Junction Box, shown in 
Figure 15, where they are processed before routing to the Main Console. 
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Figure 12. Sync Converter Delay Circuit 
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3. The Filter Card 
The switch signals go through a shaping network before going on to 
the Main Console Junction Box. Figure 16 shows the schematic of the Filter 
Card. The diode is one of the diodes shown above the Filter Card in Figure 15 
and is not on the PC card. If the input is grounded, the output sits at 
about ground; otherwise, it sits at about -5.6 volts. These shaped signals 
go to the Control Logic via the Main Console Junction Box. 
The Range and Width Card 
The wires from the shading potentiometers go to the Range and Width 
Card, shown in Figure 17 and located on top of the Display Console Junction 
Box. This card, together with the shading potentiometers, forms voltage 
divider circuits. The voltage at the potentiometer wipers are sent to the 
modulation circuits via the Main Console Junction Box. 
The light pen circuit has not been changed and so is not included 
here. 
i 
5. Cable Details 
Cable details for the machine are shown in Figure 18. Cables that 
aren't shown here are wired pin for pin. Closing the enable switch shown in 
the detail for cable 48 allows the operator to use the pen for drawing outlines 
or coloring and brightens the display screen so that the pen can provide a 
clean signal to the level detection circuit in Figure 15 (also see Figure 11). 
The power supply for the switch light bulbs is located in the Display Console 
Junction Box, as shown in Figure 15. 
6. The Main Console Junction Box 
Except for the pen pulse signal, signals from the Display Console 
Junction Box pass through the Main Console Junction Box, shown in Figure 19, 
33 
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Figure If. Range and Width Card (1469-551) 
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before proceeding on to the card racks. DC power enters the Main Console Junc-
tion Box where it is routed to the Display Console Junction Box and the card 
racks. 
7 . The Card Racks (Video and Control) 
The block in the System Block Diagram, Figure 11, labeled Video and 
Control (card racks) has in turn been broken into three other block diagrams. 
The division has been done primarily by function. The central drawing, shown 
in Figure 20, is the "ATC Video and Control Logic" drawing. Appended to it are 
two other functional block diagrams, the "ATC Coloring Logic," and the "ATC 
Outlining Circuitry". These drawings are shown in Figures 21 and 22, respec-
tively. Wiring cross references between drawings are indicated with circled 
numbers. The signals to and from the disc are routed through the coaxial con-
nectors, and the control signals and DC power from the Main Console Junction 
Box are shown entering through connector J31 in Figure 20. The Coloring Logic 
has not been changed in the ATC - Mark II. For a complete explanation of 
this drawing, see Reference [1]. It is included here for easy reference. A 
more complete discussion of the "ATC Video and Control Logic" drawing will be 
given with the discussion of the shading circuitry. 
C. The Outlining Circuitry 
The Outlining Circuitry described below is a new feature in the ATC -
Mark II. The block diagram for the Outlining Circuitry is given in Figure 22. 
Inputs are Logical Vertical Drive (LVD), Logical Horizontal Drive (LHD), the 
video, Preview Outline (P0) and Store Outline (SO). P0 and SO are derived 
from switch positions on the front panel, the video is from the camera, and 
LHD and LVD are timing pulses from the disc. Outputs are an inverted gated 
LOGICAL DERIVATIVE (LD) signal (ID)'(GO), a signal representing a Preview 
38 
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Figure 20. Video and Control Logic 
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Figure 21. Coloring Logic 
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Color Area, a signal to preview the LD (the outline information) and a 
gated video signal. To see where the inputs and outputs come from or go to, 
the reader should refer to the corresponding numbers in Figure 20. 
The video signal goes to a Video Distribution Amplifier (VDA) which 
has provision for ten outputs. LHD is used to clamp the video to a reference 
level. One output from the VDA goes to the Ultrasonic Delay Line, the output 
of which goes to the Vertical Differentiator along with another VDA output. 
Clamping pulses are also used in the Vertical Differentiator. Other VDA out-
puts go to the horizontal differentiators and the Video Gate. 
The output of the Vertical Differentiator goes to the Vertical 
Differentiator Logic along with chopping signals keyed to LHD, blanking keyed 
to LHD and LVD (LB) and selection signals from the Switch Card. The outputs 
of the horizontal differentiators go to the Horizontal Differentiator Logic 
along with Logical Blanking (LB) and selection signals from the Switch Card. 
Level shifters are used to shift switch signals coming from the Horizontal 
Delay Line Differentiator to logic levels suitable for selecting the RC 
Filter Differentiator outputs. The output of the Vertical Differentiator 
Logic is a Vertical Logical Derivative (VLD) and of the Horizontal Differentia-
tor Logic is the Horizontal Logical Derivative (HLD). VLD and HID are ORed 
together selectively using Switch Card signals to form the LD. Table 1 gives 
the action for Switch Card switch positions and Table 2 gives the action for 
3-position switch positions. 
If both HID and VLD are disabled from forming the LD, the video 
is gated onto the screen. Otherwise, the LD can be either previewed (by push-
ing the P0 button) or gated onto the disc (by pushing the SO button). The 
SO signal goes to a one-frame gate where the gate outline (GO) signal is 
b2 
Switch 
Position HLD 
0 
0 RC Filter Differentiator (One-Shotted Output) 
0 
1 Delay Line Differentiator (Wot One-Shotted) 
1 
0 RC Filter Differentiator (Not One-Shotted) Leading Edge Only 
1 
1 Delay Line Differentiator (One-Shotted) and Double Line Corrected 
Switch 
Position VLD 
0 
0 Vertical Differentiator (Not Chopped) 
0 
1 Vertical Differentiator Even/Odd Field Chopped i 
1 
0 Vertical Differentiator Odd/Even Field Chopped 
1 
1 Vertical Differentiator Chopped 
Switch 
Position LD/Video 
0 
0 Gated Video (Camera) 
0 
1 HLD 
1 
0 VLD 
1 
1 HLD v VLD 
Table 1. The Switch Card Positions 
43 
Vertical Differentiator 
Switch on Cl6 
Position ACTION 
Up Trailing Edge (Single-Sided Threshold) 
Center Both Edges (Double-Sided Threshold) 
Down Leading Edge (Single-Sided Threshold) 
Horizontal Differentiator 
Switch on C22 
Position ACTION 
Up Trailing Edge (Single-Sided Threshold) 
Center Both Edges (Double-Sided Threshold) 
Down Leading Edge (Single-Sided Threshold) 
Table 2. Three-Position Switch Positions 
kk 
formed from LVD. (LD)'(GO) is then ORed with any light pen signals before 
proceeding to the disc. A block that is not part of the Outlining Circuitry 
is also included in this block diagram. This is the block labelled Preview 
Color Area. The circuit details and appropriate comments, where needed, are 
given below. The number after the card name is the number assigned to the 
printed circuit card. 
1. The Delay One-Shot and Switch Shifters 
The circuit diagrams for the Delay One-Shot and Switch Shifters are 
shown in Figure 23. The one-shot is used to generate a delay signal from 
LHD. This is necessary because there is a slight delay between the LHD pulse 
and the video's sync interval. A delayed HD pulse is formed from this delay 
signal to clamp the video in the Video Distribution Amplifier (VDA). 
The Switch Shifters are used in connection with the horizontal dif-
ferentiation circuits to convert a zero volt to +5 volt switching signal to 
a zero volt to -5 volt switch signal. 
2. The Video Distribution Amplifier (VDA) (1U69-531) 
The VDA is used to: 
(1) clamp the video at a DC level, 
(2) clip the sync from the video, 
and (3) provide up to 10 isolated outputs. 
The circuit diagram of the VDA is shown in Figure 2k. A synchronous clamp 
[9], synchronized to shortened LHD pulses (OSLHD), clamps the video at a 
clamp/clip level set by P2. The one-shot provides clamp pulses that are 
slightly narrower than the camera's horizontal sync. More detailed discus-
sions of the synchronous clamp circuit are found in [9] and [4]. 
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Capacitor C^ is made small so that the diode clamping gate can 
easily charge it. A high input-impedance amplifier is used so as not to 
appreciably affect the charging and discharging of C^, thereby avoiding low 
frequency distortion. This amplifier, composed of Q2, Q3 and is a direct-
coupled voltage feedback amplifier and is discussed in references [2], [10], 
[11], [12], [13], [lU] and [15] as well as most electronics texts. It 
should be mentioned here that the voltage gain A^ of such a circuit is approx-
imately (R + R„)/R„; the input impedance is high ~150kft and the output 
impedance is low. Variations of this basic feedback triple are used in other 
parts of this project. 
In the case at hand, the gain (R + R )/R is made to be almost 
•El X1 h i 
two so that the voltage divider between and the 75ft cable at the emitter of 
each buffer transistor (Q5 through Q9) will keep the output signal amplitudes 
approximately equal to the input signal amplitude. Potentiometer P2 is set 
such that the sync portion of the video at the outputs is clipped off when 
the outputs are terminated in 75^- PI is adjusted so that OSLHD is slightly 
shorter than the camera's horizontal sync. 
3. The Ultrasonic Delay Line 
The Ultrasonic Delay Line was purchased from Corning Glass 
Company. Figure 25 shows the delay line circuit topology as it was when 
it arrived. One feature of this circuit is that it has automatic gain con-
trol (AGC). This feature hampered the balanced operation of the Vertical 
Differentiator circuit. For this reason, the delay line circuit was 
modified; the modified circuit, without AGC, is shown in Figure 26. The 
2kft potentiometer should be set so that the voltage reading at TP3 is 
about +6 volts. This was the average voltage at TP3 before modification. 
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The + and - 12 Volt Power Supply 
A + 12 volt power supply with overvoltage protection was built 
to furnish the Ultrasonic Delay Line with power. The circuit is shown in 
Figure 2]. A Silicon General 2501 regulator is used [16]. This regulator 
provides balanced positive and negative voltages with a single adjustment. 
The supply has been derived from the +25 volt supplies. Diodes D1 and D2 
lower dissipation in the power transistors and in the integrated circuit. 
An overvoltage protector has been included on each supply to protect the delay 
line from the 25 volt supplies should a power reference diode or power 
transistor short. An equivalent circuit [17] for the positive overvoltage 
+ M 
protector is shown in Figure 28(a). When v. is less than V , 
1 1 K2 J R 
the voltage across R 0 is less than V , the reference voltage of the reference 
ci K 
diode, and the ideal diode iscut off. The output voltage v Q is zero in this 
case. If v^ is greater than 
R 1 + V 
\ 
r 2 i r V then superposition may be used as 
shown in Figures 28(b) and 28(c). In this case, the output voltage vq equals 
e^ •+ e^ as shown in the Figure. When vq reaches about .5 volt, the SCR will 
trigger, causing the fuse to blow. PI and P3 are set to trigger SCR1 and 
SCR2 at +13.5 volts and -13.5 volts, respectively. P2 is set so that each 
output reads about 12 volts. 
Before going on to discuss the Vertical Differentiator and Logic, the 
Selection Switch, Synchronous Chopper, Distribution Buffer and Logical Blanking 
circuits will be explained. 
5. The Selection Switch Card (1469-528) 
The Selection Switch Card is shown in Figure 29- Open collector 
inverters are used in a feedback configuration to provide a contact bounceless 
switch signal. This circuit [18] is used in the D.C.S. Logic Laboratory 
modules. 
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Figure 29. Switch Card 
6. The Synchronous Chopper 
The Synchronous Chopper, shown in Figure 30, is used to chop the 
Vertical Logical Derivative into a form suitable for writing on the video 
disc. Two one-shots are used in a feedback arrangement to provide oscillation. 
If LHD is low, the feedback path is disabled. When LHD goes high, it triggers 
the first one-shot and Q1 goes low. After a delay set by PI, Q1 goes high 
again and it triggers the second one-shot which, after a delay set by P2, 
triggers the first one-shot again. This action continues until LHD goes low. 
PI and P2 should be set so that the chopper frequency is about 2.8 MHz. 
7. The LHD, LVD Distribution Buffer 
This circuit, shown in Figure 31, is used to provide the necessary 
fanout for LHD and LVD. 
8. The Logical Blanking Circuit (1469-555) 
The Logical Blanking (LB) circuit, shown in Figure 32, blanks out 
useless signals at the beginning and end of each line or field that arise due 
to differentiation. LHD triggers one-shot #1 which after a delay set by PI 
triggers #4 for a time set by P4. LVD triggers #2 which in turn triggers 
#3- The flip-flop insures that the VLB signal spans an integral number of 
horizontal lines. The VLB and HLB shown are effectively ORed together to 
form LB. The circuit board is shared with the Preview Color Area circuit. 
9. The Vertical Differentiator (1469-545) and Logic (1469-546) 
The Vertical Differentiator, shown in Figure 33, is used to provide 
horizontal outline information. The delayed video from the Ultrasonic Delay 
Line is clamped to re-establish the DC value it lost in passing through the 
Corning delay line. The real-time video is then subtracted from the delayed 
video using an operational amplifier. The resulting difference signal is 
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Figure 32. Logical Blanking Circuit 
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then amplified with a feedback triple before passing on to a Fairchild ( 1 A 7 H C 
strobed dual comparator. A T filter is used to bypass high frequency compon-
ents of the difference signal. The signal enters the plus terminal of one 
comparator and the minus terminal of the other. The voltage dividers at the 
other inputs set the comparison levels. The position of the three position 
switch sets the strobe voltages. From Table 2, we see that the switch 
selects either a positive or negative single-sided threshold (up and down) 
or a double-sided threshold (center position). The wire ORed output is then 
level-shifted to standard TTL levels. 
The top photo in Figure 34, shows about 16 lines of video and the cor-
responding difference signal. The scene viewed was a square white card on a 
black background. The bottom photo showp the real-time video, the delayed 
video, and the difference signal over a period of almost a field. 
The Vertical Differentiator Logic, also shown in Figure 33? is on a 
1469-546 card. The inverted level-shifted dual comparator signal is chopped 
if the center terminal of the two-position switch is grounded. The chopping 
signals come from the Synchronous Chopper (see Figure 30). The chopping is 
done using CHOP for one line and CHOP for the next (timewise) so that an 
outline stored on the disc won't have any holes in it. The signal at common 
point A is the unchopped original signal while that at D is either chopped 
or not depending upon the two-position switch position. The signals at com-
mon points B and C are the same as at D except that either the odd or the even 
field is blanked out. Switch inputs from the Switch Card (see Figure 29) and 
the common points A, B, C and D go to a decoding circuit which selects one of 
the four common points A through D as the output. This signal is then blanked 
r r v v v v V V w v y v v v v v 
Figure 3^. Sample Difference Signal 
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during horizontal and vertical blanking with the output of the Logical 
Blanking (LB) circuit (see Figure 32) before passing through the final out-
put. 
10. The Horizontal RC Filter Differentiator (1469-474) 
Next, the two horizontal differentiators will be discussed. The 
RC Filter Differentiator, shown in Figure 35, was built experimentally. The 
design criteria were 
(l) to duplicate a line drawing drawn on a blackboard 
and (2) to form the outline of scenes composed of contrasty 
solid colors. 
In the drawing, the chain composed of Ql, Q2 and Q3 forms a high frequency-
response differentiator. The top tracfe in Figure 36 shows the video input 
and the bottom shows the output at the collector of Q3. Q1 and 0,4 form a 
derivative of lower frequency picture components and need not be used except 
for solid objects. The comparator after Q3 is set to detect positive signal 
deviations while that after 0,4 detects negative deviations. Q5 and 0,6 level 
shift the comparator output to standard TTL logic levels for use by the one-
shots. 
11. The Horizontal Delay Line Differentiator (1469-536) and 
Logic (1469-537) 
For the sake of symmetry, it was of interest to build a delay line 
differentiator for the horizontal derivative as well. An analysis of the use 
of a shorted delay line as a differentiator is given in Appendix A. 
The Horizontal Delay Line Differentiator with Logic is shown in 
Figure 37- The video signal is amplified by about six using the feedback 
amplifier made up of stages through 0,6. The characteristics of a similar 
Figure 35. Horizontal RC Filter differentiator 
Figure 36. Sample RC Filter Differentiator Input/Output Voltages 
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Figure 37- Horizontal Delay Line Differentiator and Logic 
amplifier are calculated in Reference [30]. Potentiometer PI adjusts the 
output DC level. The input stage Q1 is an emitter follower with its emitter 
tied to the feedback path. Q2 and Q3 form a complementary ease ode circuit 
with an effective adjustable Miller feedback capacitance C, . The bandwidth of 
the amplifier may be varied by adjusting C^. Emitter follower Q^ serves to 
lower the impedance seen by the output stage Q5-Q,6. An analysis of a similar 
output stage is given in Reference [31]. Basically, Q5 serves as a source 
of current for voltages above ground and Q6 a sink for those below. If the 
emitter of QU is at least a diode drop above ground, then Q5 is pushing cur-
rent into the load. As the input voltage goes up, the voltage drop across 
the 91^ collector resistor reduces the bias on QjS through D3. As the input 
voltage falls below ground, Q5 is turned off and Q6 is turned on through D3-
Q6 then serves as a current sink. This amplifier provides a high quality 
10 volt peak-to-peak video signal to the delay line. The one-way delay time 
of the delay line was chosen by experiment to be 80 nsec. Appendix A shows 
that the constraint for a delay line differentiation to be close to the deriva-
tive is a)T < .17 radians. This gives 
fH = — — q- ~ 3^0 kHz. 
2n 2« x 80 x 10 s 
For frequency components higher than f , the difference between the n 
real-time and the delayed video components essentially subtracts out the low 
frequency hump, but retains the higher frequency pulses and their echoes. The 
result of a single-sided threshold appears much like the original line drawing. 
For double-sided thresholds, echoes from high frequency pulses are separated 
on the screen from the original by a distance corresponding to 2T. The lower 
frequency pulses are effectively differentiated, and the resultant output takes 
66 
on the appearance of an outline. Q7 and 0$ form a difference circuit used for 
balancing the delay line output to account for the attenuation. This is dis-
cussed in Appendix A. P2 determines the amount of input signal that is sub-
tracted from the unbalanced differentiated video. Capacitive coupling is used 
here to simplify circuit design. Emitter follower Q9 drives the comparator 
inputs. A sample of delay line differentiation is shown in Figure 38. The 
top line is the input video and the bottom line is the voltage at the emitter 
of Q9. A T filter is used on each comparator input to bypass high frequencies. 
P3 and P4 set the threshold levels and the 3-position switch controls the strobe 
inputs for a single- or double-sided threshold (see Table 2). The comparator 
output is level shifted to TTL logic levels by D5, D6 and Q10. The logic 
card (1^-69-537) performs the double line correction and the signal selection. 
The correction scheme was discussed in Chapter II (see Figure 6 and Section 
II.B.l.f). The selector circuit is identical to that discussed in connection 
with the Vertical Differentiator. The output for a given switch position is 
t 
given in Table 1 and is labelled the Horizontal Logical Derivative (HLD). 
12. The Video Gate (1469-55^) with L/V Converter 
The Video Gate circuit is shown in Figure 39 along with a L/V 
Converter that was etched on the same card for economy. A similar circuit is 
discussed in Reference [30]. The inverters used here are open collector 
inverters with 30 volt minimum breakdown voltages. The video input is pin 3 
and the gate input is pin 11. If the gate signal goes high (ground), then 
Q2 will be turned on and the video signal will pass on to the outputs. If 
the gate signal goes low (-5), then Q2 will be turned off, D1 and D2 will be 
turned off and D3 will be on, thus not allowing the video to pass to the out-
puts . 
Figure 38. Sample Horizontal Delay Line Differentiator 
Input/Output Voltages 
1469-554 68 
1 /2A 
• j n .47 
NOTES 
1. Q l : 2N2905A 
Q2: 2N3905 
Q3.Q4: 2N2219A 
D1 -1N995 
D2.D3-1N4151 
D4, D5 — 1N4148 
2. PINS 1,2,4,6,8,10,16 are ground 
3. INVERTER : SN7406N 
Figure 39. Video Gate with L/V Converter 
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13. The One Frame Gate 
The One Frame Gate, shown in Figure 40, provides a gating signal 
for gating the outline information onto the disc. When the "STORE OUTLINE" 
switch on the front panel is depressed, the Gate Outline (GO) output goes 
high for the duration of two fields. The resistor-capacitor circuits at the 
switch panel and on the card provide a one-shotted pulse to the preset ter-
minal of the flip-flop when the "STORE OUTLINE" button is pushed. The 220ft 
resistor was chosen to keep the steady state voltage at pin l4 equal to about 
-4.65 volts (logical zero). The 4.7 Hfd capacitor was chosen to provide an 
output pulse width of about 2.5 msec. The .47 |afd capacitor is used to sup-
press coupled transients that would otherwise trigger the gate. The details 
of the Moore circuit design are given in Appendix B. This completes descrip-
tions of the outlining circuitry. 
D. The Shading Circuitry 
The shading circuitry described below has been added or modified for the 
ATC - Mark II. The reader should refer back to the System Block Diagram, 
Figure 11, and to the Video and Control Logic Block Diagram, Figure 20, to 
re-orientate himself. The control signals for the shading circuitry origin-
ate from the shading potentiometers located at the Control Panel shown in 
Figure 14. The potentiometer terminals are wired into the Display Console 
Junction Box, shown in Figure 15, where they go to the Range and Width Card, 
shown in Figure 17. The outputs of the Range and Width Card are voltages 
corresponding to the potentiometer settings. These voltages labelled RS, 
GS, and BS (for red, green and blue shading), are wired into the Video and 
Control Logic Block Diagram, as shown in Figure 20, where they are shown 
* going to the Modulators . 
The Modulators are really just clippers, but are referred to throughout 
Modulators. 
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Figure 40. One Frame Gate 
Each Modulator block is controlled by its respective shading voltage and 
has two modulators in it. One modulation signal writes on the disc and the 
other provides a preview color signal when the "PREVIEW COLOR" button is 
depressed. The area of screen used for previewing the color is adjustable 
by varying potentiometers on a Preview Color Area circuit card. The preview 
color modulator signal goes to the Video Adders, as shown in Figure 20. The 
preview color circuitry is necessary for the operator to correlate a potentio-
meter position with a visual intensity. The signals from the Modulators that 
go to the disc are chopped at about 3MHz by the disc's chopper before being 
written on the disc's surface. The signals from the disc's read heads are 
amplified using Disc Read Amplifiers operating in the Class A mode. The ampli-
fied color signals then go to the Demodulators and Video Adders, as shown in 
Figure 20, before going to the monitor. 
1. The Preview Color Area Circuit (1469-555) 
The Preview Color Area circuit, shown in Figure 4l, is' built on a 
card with the Logical Blanking circuit. The two circuits are very similar, 
except for specific timing values. See the description of the Logical Blank-
ing circuit and Figure 32 for an explanation. Although this circuit is part 
of the shading circuitry, it is included in the Outlining Circuitry Block 
Diagram, Figure 22. 
2. The Modulator (1469-556) 
Three identical Modulators (A, B, C) and a Logic to Video Converter 
(D) are all etched on one card (1469-556), as shown in Figure 42. The shading 
voltage for each Modulator appears at the emitter of Ql. When the write gate 
signal is low (~ -5 volts), 0,2 acts basically as an emitter follower and the 
voltage at the emitter of Q3 is nearly the shading voltage. When the write 
12 2 72 
1 s? 
» g 8 (2 
• M M 
IS a a a ~ oJ Ki 
Pi 
Figure Preview Color Area Circuit 
1469-556 73 
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.J 
WRITE 
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IN 
SHADING 
VOLTAGE > 
IN 
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GATE > 
IN 
TO VIDEO 
ADDER 
NOTES: 01, 0 3 , 0 5 , 0 6 • 2N2219A 
0 2 . 0 4 • 2 N 3 9 0 5 
01, D2. D4, D5, DS, D9, 010, O i l • 1N4148 J 
D3 • 1N41S1 5 
D7, 0 8 , D12 • 1N99S 
ALL INVERTERS • SN7406N 
PIN Z IS GROUND 
1 / 2 A 
Figure k2. The Modulator (A, B, C) and L/V Converter (d) 
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gate signal is high GND), then Q2, Dl, and Q3 are reverse biased and the 
output is at about ground. Diodes D4 through D8 serve to protect the disc 
should anything go amiss. The modulator for the Preview Color function is 
identical except that the shading voltage X is transformed into appropriate 
video levels. The transformation is a linear transformation with the output 
Y given by 
Y = AX + B. 
A Fairchild |iA709C operational amplifier is used to perform this operation. 
Potentiometer PI determines B and P2 determines A. A small nonlinearity for 
larger shading voltages may be introduced with break point diode D3 and 
potentiometer P3. This was included to simulate saturation of the disc had 
it been necessary. 
3. The Modified Disc Read Amplifier 
The disc's Write, Read and Erase Amplifiers are shown in Figure 43. 
i 
The Read Amplifier is shown modified for Class A operation. The original 
Read Amplifier was operated in the Class B-C mode. The modification was 
made to provide a suitable waveform for the Demodulator. The disc's Write 
and Erase Amplifiers are also shown in the Figure. These have not been modi-
fied. The signal from the Modulator is wired to the write input. The out-
line channel's Write, Read and Erase Amplifiers have not been modified. 
4. The Demodulator (1469-373) 
The Demodulator, shown in Figure 44, is completely DC coupled from 
input to output. The four input diodes drop the DC level of the signal from 
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2.03 volts to ground. The level may be made very close to ground by pro-
perly adjusting P2. The carrier signal is derived from the signal itself 
in order to obtain a high quality demodulation for both color areas and color 
points, as well as to compensate for disc drifts. The color areas are modu-
lated at about 3 MHz while the color points are chopped at a higher frequency. 
The disc is synchronized to the 60 Hz line and this causes drifts in the 
disc speed as the line frequency changes. With the disc's speed varying in 
time, it would be very hard to use an external source for the carrier signal. 
A Fairchild 11A7IOC comparator is used to provide the carrier signal to a 
Motorola MC1596G balanced demodulator integrated circuit. This integrated 
circuit effectively forms the product of the input signal, f(t)cosco t 
and the carrier signal, sign [cosa^t]. Disregarding the DC level, and for 
small delays, the output is proportional to 
f (t)cos (oDct)sign[cos<x>ct]. 
If we break signfcoso^t] into its Fourier components, we have 
sign[cosa) t] = — [cosco t - ^ rcos360 t + -jrcos5co t + ...]. c jt c 3 c 5 c 
The expression for the product then becomes [29] 
f (t)cos (a>ct)sign[cosa)ct] = 
- f(t) + cos (2cjd t) - ^ M c o s ( W t) + ... (1) n v ' 3n c / 15k v c ' v ' 
which depends only on f(t) and even multiples of the chopping frequency cd^ . 
The output from the balanced demodulator is at a collector level DC voltage 
and the signal polarity is opposite to that desired. Transistor Q,1 inverts 
the signal and shifts the DC level. Two LC parallel traps are used to sup-
press harmonics of the modulation frequency. The expansion (l) above shows 
that if filters at 2x> , , ... are used then the final output will be 
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proportional to f(t). Theoretically, then, traps set at 2<x>c and 4x>c would 
give us the best result. Experimentally, it was found that a trap at <x>c 
was needed. This trap attenuates residual chopping frequency components 
that slip through the Demodulator because of the carrier delay and feed-
through. The traj) set at 2coc(~6MHz) removes about 80$ of the ripple while 
the one set at ooc(~3MHz) removes only A photograph of a sample input 
signal and the corresponding output is shown in Figure 45. Potentiometer 
P4 sets the output DC level, P5 sets the blanking level and P6 adjusts the 
amplitude. The carrier null potentiometer P3 should be adjusted for a mini-
mum of 3 MHZ feedthrough when the 3 MHz trap is detuned. 
5. The Video Adder (1469-180B) 
The 8-input Video Adder, shown in Figure 46, is the same basic cir-
cuit as the 3-input Video Adder used in the ATC - Mark I [1], except with 
8 inputs. Only 6 of these inputs are used in the ATC - Mark II. This com-
pletes the discussion of the circuitry added to the ATC - Mark I' to form 
i 
the ATC - Mark II. 
Figure k-5. Demodulator Waveforms 
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ATC 8 - INPUT VIDEO ADDER 1469 - 180B 
1. ALL RESISTORS 1/4 W, 5% UNLESS SPECIFIED 
2. EVERY OTHER PIN FROM 1 TO 21 AND A TO Y IS GROUND. 
® 7 5 f l USED IN GREEN CHANNEL ONLY. 
Figure 46. Video Adder 
XV. THE RESULTS 
The ATC - Mark II as described here has been assembled and is -working. 
It incorporates all of the features of the ATC - Mark I. The quality of 
the display has been upgraded, eliminating the vertical color bars. In addi-
tion, the machine is capable of coloring different shades which are selected 
by the operator using the shading potentiometers. The shade may be selected 
using a "preview color area" displayed on the CRT face, or the adventuresome 
operator may continuously vary the shade during the coloring process until he 
finds the one he wants. With the light pen in the "WRITE" mode, points 
appearing on the screen may be varied in intensity as they are written. 
One difficulty encountered during this investigation affects the quality 
of the result of the shading circuitry. The top photo in Figure ^7 shows 
storage scope waveforms for the input write signal and the resulting signal 
out of the Demodulator. The viewing time shown is about one frame. We see 
that somewhere between the input and the output, a distortion takes place. 
The bottom photo shows the input and output waveforms of the Demodulator. 
We see that the unusual modulation is coming from the disc surface. Although 
these variations are quite visible on the display, nothing has been done here 
to correct the result. It is believed that this modulation arises from a 
non-uniform magnetic coating on the disc. Newer video discs use FM modulation 
schemes to avoid this problem. Other than this problem, all of the goals 
for the shading circuitry have been attained. 
The ATC - Mark II has been designed so that if the machine is going to 
be used in a situation in which the camera input becomes unnecessary, the 
camera may be safely removed. If, however, the camera input is necessary, 
the operator may switch between the several options that are available to 
Figure V7. Disc Problems 
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him by using the Switch Card. The outline may be previewed by pushing the 
"PREVIEW OUTLINE" button. This allows the operator to set up the exact scene 
as he wants it. The outline may then be stored on the disc by pushing the 
"STORE OUTLINE" button. After storage, the outline may be colored in as 
desired. In actual practice, the outlining circuitry has proved to be only 
marginally useful for most operators. The reason for this is that most 
people prefer to draw their own outlines directly on the television screen. 
The use of this secondary source of input does not interest most people. 
Regardless of this, all of the basic goals for the outlining circuitry have 
been met. 
Comments on selected circuits: 
(1) The Horizontal Delay Line Differentiator circuit and Logic should 
be improved. The design is basically correct, but it suffers from noise 
problems. Something to try would be to put an active filter in before ampli-
fying that would h&ve a gain G(co) something like that in the graph below. 
| G W | 
Qk 
The use of such a band peaking amplifier would likely be to increase 
the effect of the high frequency components and the resolution. This might 
peak the useful signal that appears to be noise with the present arrangement. 
The arrangement of thq double-line correction one-shots should also be 
changed. Rather than trigger a one-shot on the negative portion of the 
signal, delaying the original, QRing the delayed and one-shotted signal and 
then one-shotting the result, a more efficient circuit would result by one-
shotting on the leading edge of the signal, ORing the one-shotted signal and 
the real-time signal and then one-shotting the result. This would do the 
same thing far more economically. 
(2) Another problem remaining is that the Vertical Differentiation Cir-
cuit requires a long warm-up time. It is believed that this is due to the 
AGC diodes in the Corning delay line. The problem would probably disappear 
if these diodes were replaced with an appropriate resistor. 
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APPENDIX A. 
THE DELAY LINE DIFFERENTIATION SCHEME 
r 
For a continuous function f(t), the derivative f (t) may be written 
as: 
f'(t) .11 - 'ft-*) 
T - 0 
The following describes the use of a shorted delay line to approximate the 
derivative by forming the difference 
^f(t) = f(t) - f(t-2T). 
This differentiation scheme is discussed in References [19] and [20]. 
1. The Delay Line [19], [21], [22], [23], [24] 
The lumped constant del^y line used here has a 125 MHz cutoff frequency, 
a 90^ impedance, and a maximum DC resistance of 4.5fi for its 100 ns length. 
If the Fourier spectrum of the delay line input signal is mainly composed of 
frequencies much less than the line's cutoff frequency, then the characteris-
tic impedance Zq becomes a real constant and the phase factor p becomes 
strictly proportional to frequency. These approximations may be made when 
I \ 2 f \ 1 - — : ~ 1 where f is the cutoff frequency, and f is the frequency of opera-X I c \G/ 
tion. The camera's video amplifier 3db bandwidth is 7 MHz so that the video's 
Fourier spectrum should be small for frequencies greater than about 10 MHz. 
'2 
>. 0-9936 and the approximations are applicable. For With f <10 MHz, 1- f f 
c 
f < f , the attenuation is due to the DC resistance of the line. The attenu-c 
ation in percent is: 
Rpsp 
Attenuation{%) = „ \ xlOO 
Z0 + ^ C 
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and the delay line output is multiplied by a factor 
1 attenuation (%) 
a " 1 " 100 a = 1 
For a 160 nsec round trip delay, R ^ ~ 7 ohms and a ~ ,93« 
2. The Model for Analysis 
The ideal delay line model will be used here over the entire frequency 
range from minus infinity to infinity for purposes of analysis. This may 
be done because the actual delay line behaves much like an ideal delay 
line over the range of frequencies that the video signal's Fourier spectrum 
takes on. For purposesof analysis, then, the model's transfer function 
becomes 
The characteristic impedance ZQ becomes a constant for all cu. 
3- The Impulse Response [25], [26], [28], [29] 
One way of determining the response r(t) of a network to a waveform 
w(t) is to find the response g(t) of the network to the impulse function 
&(t) and convolve it with w(t). In equation form r(t) = w(t)*g(t). The 
impulse response g(t) can be obtained in many cases through a Fourier trans-
form analysis. The Fourier transform pair that will be used here is: 
If G(co) is the transfer function of the network, then the impulse response 
g(t) is given by 
G(,a>) = e , -oo<a><oo 
and 
1 ,-oo 
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r 
because the Fourier transform of g(t) is 1. 
For the ideal delay line, we find 
g(t) = s(t-T) 
and the response of the network to an arbitrary waveform w(t) is just 
r(t) = w(t)*g(t) = w(t)*s(t-T) = w(t-T) 
as might be expected. 
The Cirquit 
The top drawing in Figure 48 shows the delay line differentiator cir-
cuit with an input f and output vq. The resistor R^ provides an impedance 
match to Zq at the driving end of the circuit to give a reflection coefficient 
close to zero. The computation of vq for any f is complicated to do directly 
because the input impedance of the line is a complicated function of time. 
For a line operating without overlapping reflections, the input impedance 
of the line is the characteristic resistance of the line Z^. If the line is 
initially uncharged, then the computation of vq is considerably simplified 
by using the impulse response approach because interference effects need not 
be accounted for. The bottom drawing in Figure 48 shows the delay line cir-
cuit with an impulse voltage S input and the impulse response g at the out-
put. The input voltage impulse 5 shown will suffer an attenuation due to the 
resistive divider R^ and ZQ giving an effective input impulse for computation 
of g(t) by 
z° 8<t) Ei + zo 
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f ( t ) 
R i 
v i r ^ 
R i 
S h o r t 
g ( t ) - f . ) Z ° , ^ 7 1 S h o r t 
Figure k8. Delay Line Circuit 
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This impulse then travels down the line for a time T before encountering a 
short circuit with a voltage reflection coefficient p of minus one. When 
the impulse reappears at the sending end of the delay line, it has suffered 
a sign reversal with a total round trip attenuation a and delay 2T. No 
further reflections take place ^f R, - Z„. The delay line 's reflected z 1 u 
response to - — — — - s(t) = g.(t) is then 
1 + Z0 1 
g2(t) - +°z pa5(t-2T) . 
The total impulse response g(t) is the superposition of g.(t) with the 
reflected impulse g^t) giving 
g(t) = g.(t) + g0(t) = 
\ 
Z 
[ 5(t) + pa6(t-2T)] 
Rl + Z0 
zo [&(t) - a6(t-2T)]. 
Rl + Z0 
The output v (t) for a general input f(t) will then be given by 
v ft) = f(t)*g(t) = o 
Z 
H1 + zo 
[f(t)*8(t) - af(t)*&(t-2T)] 
Z0 = " af (t-2T) ], 
which is just the result one might expect. 
5• Corrected Difference 
Although the preceding analysis yras symbolic, it reaffirms our hypothesis 
that a shorted delay line accurately forms the difference of two signals. The 
only snag remaining is the attenuation a. If we subtract v (t) from 
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Zn (l-a)f(t), tjtie result v (t) is 
v (t) = - a ^ r - [f(t) " f(t-2T)] . c Ri + z 0 
We see that this manipulation effectively removes the unbalancing effect of 
the attenuation. 
6. The Region of Approximation 
Let us define 
Af = f(t) - f(t-2T) , 
The Fourier transform of Af is: 
AF = r [ A f ] = (l-e"la)2T)F(co) = D(o))f(cd) 
/ \ -iu>2T 
where D(co) = 1-e . This function is plotted on the complex plane in 
Figure 49(a). Rewriting, we find 
D(co) , e ^ e 1 ^ - e ^ T ) = 2ie"ia)Tsina)T = 
1 i(f ~ a>T) 
= 2sin(dl)e 
The magnitude and phase of D(co) are seen to be 
| D (co) | = 2sincoT 
and /D(ao) = | - o)T. 2 
We need to compare these results with those for the Fourier transform of the 
i 
derivative f (t)T The transform is: 
^"[f'(t)] = icuF(cu) = r(oD)F(cu) 
. jt 
where r(<o) = io> = cue . This function is plotted on the complex plane in 
Figure 49(b). The magnitude and phase of r(a>) are seen to be 
Imaginary = i 
(a) Plot of 1-e 
Imaginary = i\ 
-ia)2T 
/1\ 
A ia; 
Real 
(b) Plot of ia) 
Figure bty. ioo Compared with 1-e 
94 
|r(a))| = a) 
a n d / r ( o Q . §. 
Comparing r(co) with D(cd), we see that we have two independent constraints on 
the value of T for Af to approximate the derivative. The first is that sinasT 
must be approximately proportional to co. This is true when the product coT 
is small. For less than 1$> error, sin coT ~ Coo when 
0 ^ [odT| <: 0.24 radians 
where C is a constant. 
The second constraint is that (| - coT) be close to | radians. For 
small co, we see this to be true. Assuming that 80° is close to 90° for 
our purpose, we have, 
8 Jt . /it ms . it 
This gives the constraint on T to be such that 
0 ^ |coT| ^  fg ~ O-1? radians. 
This is the most confining of the two constraints so that the shorted delay 
line is a fair approximation to the derivative for signals composed of fre-
quencies below cd^ j where 
^ ~ w 
7. Noise Considerations [20], [29] 
If vn(t) and vr(t-2T) are the noise voltages at times t and t-2T respec-
tively, the delay line differentiator output noise voltage v (t) is given by 
o 
v (t) _ v (t) - v (t-2T). n nN nv ' o 
If we assume that v (t) and v (t-2T) are uncorrelated and that the noise is n \ / n \ / 
uniformly distributed in time, then the r.m.s. noise voltage En at time t is 
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the same as that at any other time. The resulting r.m.s. noise voltage at 
the output E is 
o 
E n o 
7 E 2 + E 2 = J~2E . 
We see then, that the delay line differentiation scheme increases the r.m.s. 
noise voltage by a factor of Assuming that |CDT| is small, AF can be writ-
ten as 
AF (l-e"laj2T)F(to) ~ icu2TF(a)). 
Fourier-transforming this result, we see that 
Af -v gTf'(t). 
As T is decreased, we see that Af will decrease. As T further decreases, a 
point will be reached where the r.m.s. value of the noise E is comparable 
o 
to the r.m.s. value of the signal, E . Thus, a further constraint on the s o 
system is that T be large enough to make 
E » E = \T2E . s n n o o 
For large video s/w ratios, it is feasible to use the delay line differentia-
tion scheme. 
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APPENDIX B. 
THE ONE FRAME GATE DESIGN 
The circuit and notation for the one frame gate is shown in 
Figure 40 of the text. The Moore circuit design (pulse input - level output) 
technique will be used here. The design diagrams are shown in Figure 50(a) 
through (f). The timing diagram is given in (g). A LVD pulse occurs once 
per field so that two such pulses must be spanned to form a one frame gate. The 
state transition diagram for a one frame gate is shown in (a). The corres-
ponding state transition table is given in (b). If we assign states using 
adjacent Gray code, a suitable assignment is: 
a - 00 b = 01 c = 11 d = 10. 
For this assignment, the state transition table with state assign-
ment is as shown in (c). From this table we see that GO = q^. The state 
transition table for q^ is given in (d) and that for q^ is given in (e). 
The SO signal is used to set^the flip-flop output to one with the preset 
input, PR. 
We have 
v+1 v ( qn when qn = 0 = { v 
d when q^ = 1 
where d stands for the "don't care" action. The "don't care" is used 
because if the flip-flop output is already one, then presetting it won't 
have any effect. For D-type flip-flops, the next state is the present state 
of the D input. In equation form 
v+1 
°n = ( 1n ' 
The clock for the D inputs is Logical Vertical Drive (LVD). 
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LVD SO 
SO : Store Outline 
LVO : Logical Vertical Drive 
GO : Gate Outline 
( a ) 
so so 
00 0 00 1 
01 0 01 
P R 2 11 
d 
11 d d 
10 d 10 0 
LVD LVD 
00 0 00 0 
01 1 01 
DZ 11 
1 
11 1 0 
10 0 10 0 
(f) 
Q ' * 1 q j ' i q v*l t 
cr SO LVD GO q r o ; SO LVD GO 
a b a 0 0 0 01 0 0 0 
b b c 0 01 0 1 11 0 
c c d 1 11 11 10 1 
d d a I 10 10 0 0 1 
<b> 
ir 
q; q; so LVD 
10 1 o 
(d) 
( c ) 
T^ j; so LVD 
00 0 0 00 1 0 
01 0 1 01 1 1 
11 1 1 11 1 0 
10 0 
( e ) 
n i n n n 
i i 
n i 
i 
i 
i i i 
i i i 
i i i 
l i 1 i 
One Frame G a t e — 
(g) 
Figure 50. One Frame Gate Design Diagrams 
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Using these rules, we obtain the flip-flop excitation maps shown in (f). 
From these we obtain expressions for the flip-flop preset and D inputs: 
PR1 * 0 D 1 = q2 
ER2 = q^SO D 2 = qxq2 . 
The implementation of this design is given in Figure ho in the main body 
of this thesis. 
i 
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APPENDIX C. 
CAED RACK LISTS 
Demodulator 
Demodulator 
Demodulator 
9. 3-Input Nand 
10. Modulator; L/V Converter 
11. 
12. 
13. 2-Input Nand 
One-Frame Gate 
15. Pen Pulse Shaping Circuit 
16. Video Gate; L/V Converter 
1 7 . Video to Logic Converter 
18. 
19. 8-Input Video Adder 
20. 8-Input Video Adder 
21. 8-Input Video Adder 
1. CARD RACK A 
1. Switch Matrix 22. 
2. Indicator 23. 
24. 
3- Total Erase Control 
4. 
25. 
Logic to Video Converter 26. 
5. Brightness Control 27. 
28. 
6. 2-Input Nand 
7- 2-Input Nand 
8. +1 Volt Generator/Mode Switch 
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2. CARD RACK B 
1. Level Shifter 
2. Horizontal Oscillator 
3. Horizontal Counter 
Horizontal Buffer 
5. 9-Bit Register and Coincidence 
6. 2-Input Wand 
7 . Dual 9-Bit Register 
8. 9-Bit Register and Coincidence 
9. 2-Input Nand 
10. 9-Bit Register and Coincidence 
11. 9-Bit Register and Coincidence 
12. 2-Input Nand 
13. LVD, LHD Distribution Buffer 
lU. Vertical Counter 
t 
15. Vertical Buffer 
16. 8-Bit Register and Coincidence 
1 7 . 2-Input Nand 
18. 8-Bit Register and Coincidence 
19- 8-Bit Register and Coincidence 
20. 8-Bit Register and Coincidence 
21. 
22. 
23. 
28. 
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3» CARD RACK C 
1. One-Shot Buffer 27. ±12 Volt Power Supply 
2. k-Input Nand 28. 
3. 2-Input Nand 
b. 3-Input Nand 
5. R-S Flip-Flop and 2-Bit Coincidence 
6. Indicator 
7 . R-S Flip-Flop 
8. 2-Input Nand 
9. 2-Input Nand 
10. 3-Input Nand 
11. J-K Flip-Flop 
12. 
13. PC Area; Logical Blanking 
14. Synchronous Chopper 
15. Vertical Differentiator Logic 
16. Vertical Differentiator 
18. Video Distribution Amplifier 
19. Delay One-Shot and Switch Shifters 
20. RC Filter Differentiator 
21. Horizontal Differentiator Logic 
22. Horizontal Delay Line Differentiator 
17. 
23. 
2b. 
25. Switch Card 
26. 
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APPENDIX D. 
PHOTOGRAPHS OF THE OUTLINING SCHEME 
Photographs illustrating the performance of the outlining scheme 
are shown here. Figure 51 illustrates the performance for a line drawing and 
Figure 52 illustrates the performance for a solid area. It is interesting to 
note in each of these sets of photos that the HLD (Horizontal Logical Deriva-
tive) is missing the horizontal parts and that the VLD (Vertical Logical 
Derivative) is missing the vertical parts with both the HLD and the VLD 
containing the parts that are skewed. The LD (Logical Derivative) shown is 
given by 
LD = HLD v VLD 
where v stands for "OR" so that the final outline is an "all-direction" 
outline. 
It should be noted that the outline control switches are in differ-
ent positions for each figure. For any line drawing, there is a set of 
switch positions that will "optimize" the LD. For different line drawings, 
the switch positions may be different depending on how nice an outline is 
wanted. In some cases, the comparator potentiometers may have to be adjusted. 
As discussed in Chapter n, for scenes composed of both solid areas 
and line drawing areas (see Figure 6), a correction scheme has been implemented. 
The pictures shown in Figure 53 illustrate what happens when the correction 
scheme is not used (a) and when it is (b). The result in (a) for the 
original line drawing is double lines. The result in (b) for the same orig-
inal is discontinuities in the HLD. As there is no correction circuit for 
the VLD, horizontal lines would appear doubled if they had been shown. The 
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Figure 51. Performance for a Line Drawing 
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Figure 52. Performance for a Solid Area 
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(a) LD without Correction 
(b) 
Figure 53. 
HLD with Correction 
Double Line Correction 
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discontinuities shown in the stem of the four leaf clover occur where two 
vertical lines are very close, so that the delay one-shot wipes out the second 
of the two lines. The zig-zag effect in the stem occurs when the leading 
edge of the stem was overlapped by the one-shot but the trailing edge was 
not. There are also discontinuities where there should be cusps. For 
scenes composed exclusively of solid areas or of line drawings, other switch 
settings will result in a better job of outlining, as was shown in Figures 
51 and 52. 
It is interesting to apply the outlining circuitry to photographs. 
This is shown in Figure 5^. The outlining scheme may be applied to moving 
scenes without difficulty because all circuitry operates in "real time". 
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•BnnHBHflHHi 
(a) Video 
(b) LD 
Figure 5k. The LD for a Photograph 
A P F E N D I X E . 
POWER S U P P L Y B U S S B A R S 
+25 o 
+ 1 0 o 
-10 o 
-25 o 
± 
o 
-5 o 
± 
o 
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APPENDIX F. 
PHOTOGRAPH DISPLAYING THE COLORING CAPABILITY 
Figure 55 shows a sample of artwork that was generated with the 
ATC - Mark II. Color photographs of the ATC - Mark I were published in the 
November/December 1969 issue of Information Display magazine. 
Figure 55. Photograph of Sample Artwork 
(Original in Color) 
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